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Abstract
The Belle II experiment is an upgrade of the Belle experiment at KEK B-Factory, which will be also 
upgraded to SuperKEKB with a luminosity of 8 x 1035 cm-2 s-1. Belle II will be composed of new detector 
components: a new pixel vertex detector (PXD), a significantly larger silicon vertex detector (SVD), new
design of central drift chamber (CDC), new particle identification (PID) detector, an improved 
electromagnetic calorimeter (ECL), higher rate KL and muon detector (KLM), and also a completely new 
trigger (TRG) and data acquisition systems (DAQ) to handle data produced in a 40 times higher rate. The 
collaboration has decided to use serial data transmission and unified readout techniques to reach simple, 
reliable connections between Front-End Electronics (FEE) and DAQ system with easy maintenance. A
so-called Belle2Link - a unified readout and high speed data transmission has been designed for use both 
in the FEE of all sub-detector systems and in DAQ system. Proto-types of key modules for a HS link with 
3.125Gbps line rate and <10-16 Bit Error Rate had been designed together with firmware development 
based on which a model system with CDC detector system had been setup. Overall test with CDC 
detector prototype and DAQ file server system showed that the present design satisfies the experiment 
requirement. This paper describes the techniques and also some test results. 
© 2011 Elsevier BV. Selection and/or peer-review under responsibility of the organizing committee for 
TIPP 2011.
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The next generation of B-factory at KEK is one of the large experiments in the world to identify 
physics beyond the Standard Model from a wide range of flavor physics channels [1]. The Belle II detector
is a general purpose spectrometer for the next-generation B-factory facility. It consists of several
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components: PXD and SVD, CDC, barrel PID (BPID) and endcap PID (EPID), ECL, and muon/K0L
detecter in barrel (BKLM) and endcap (EKLM). The collider and the detector will be upgraded from 
existing KEKB and Belle, to provide a 40 times higher instantaneous luminosity of 8h1035 cm෥ 2s෥ 1 and 
to efficiently collect data at a high rate.[2] A maximum data rate of 5Gbit/s over a data-link is estimated.
To match these boundary conditions, new DAQ for Belle II needs to be developed. As one of the key 
parts of DAQ, the Belle2Link provides a unified data readout and high speed serial transmission solution 
based on RocketIO in Xilinx FPGA to satisfy the data bandwidth. With the self-designed bidirectional 
protocol, the Belle2Link realized slow control function on the same link.
1.1. Belle II DAQ system
The goal of the DAQ system is to read out detector signals upon the Level-1(L1) trigger decision given 
by the trigger system. The system transfers the data from the frontend electronics where the detector 
signals are processed with amplification, shaping and digitization, through several steps of data 
processing, and finally to the storage system. The main components of the data flow are the unified 
readout link called the Belle2Link, the common readout platform called COPPER, the event builder part ,
and the high level trigger (HLT) part followed by data storage. [3]
Fig. 1 Block Diagram of the DAQ system for Belle II
1.2. Belle2Link
Belle2Link stands for a collection of hardware and firmware resides both on FEE boards with optical 
fibers and the high speed date receiver board(HSLB) on a COPPER(Common Pipeline Platform for 
Electronics Readout) board. It features, with system simplicity and reliability, as:
x unification in hardware design(for each 
detector sub-system)
x unification in firmware design(for each 
detector sub-system)
x electrical isolation between FEE and 
DAQ
x high speed transmission rate
x different input data rate(for different 
detector sub-systems)
x home brew transmission protocol
x slow control functionality on the same 
link
Fig. 2 illustration of the Belle2LinK
)(( %HOOH/LQN &RSSHU˄&38˅
(YHQW
EXLOGHU +/7
'DWD$FTXLVLWLRQ6\VWHPIRU%HOOH,,
 Dehui Sun et al. /  Physics Procedia  37 ( 2012 )  1933 – 1939 1935
First part of Belle2Link resides in FEE boards, collecting digitized data in a FPGA of the front-end 
electronics board inside or near the detector, and transmitting them to COPPER modules as shown in Fig.
2. According to the requirement of the data bandwidth, Belle2Link applies the Xilinx RocketIO to 
achieve serial rate of 3.125Gbps per channel.
1.3. COPPER
The existing Belle DAQ system already includes the key component, COPPER, which is designed to 
be used in the Belle II environment. The HSLB data receiver card is designed in a FINESSE format. An 
optical fiber is used to connect Belle2link in FEE part with HSLB. Up to four FINESSE cards can be 
mounted on a COPPER board. [4]
A commercial CPU card (PrPMC) is also mounted on the platform and the data from FINESSE cards 
are fed through the PCI bus. The data formatting and reduction are performed by the CPU and the output 
is then sent to the event builder through the Fast Ethernet connection.
2. Design of Belle2Link
To be used in each of the detector system of Belle II detector, unification has been kept in designing of 
Belle2link to be suitable for different clocks, data structures and event sizes. With the unification of the 
hardware and firmware, the Belle2Link can be adapted to each of the subsystems.
2.1. Unified Hardware Design 
Belle2Link is unified in hardware. On the Front-end board, Belle2Link provides the standard 
interfacing for reading out all the subsystems. Each of the FEE readout boards must provide one SFP 
transceiver which is linked to GTP Dual Tx/Rx port of Virtex 5 FPGA as shown in Fig. 3(a).
The system clock is connected via RJ45 for normal working and another high quality oscillator is put 
on-board for testing. An extra EEPROM is needed to record the serial number for the slow control 
function. Other control and trigger signals are also fed through this RJ-45.
Fig. 3 (a)Belle2Link/TTD(Timing and Trigger Distribution) interface on the FEE board; (b) block diagram of HSLB
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On the other end of the link, a HSLB has been designed. The HSLB is plugged on to the COPPER. 
Four HSLBs are interconnected via through 32-bit PCI bus and a custom local bus. Local bus provides
128 8-bit register maps for the slow control and the Belle2Link monitoring. Fig. 3(b) shows the block 
diagram of HSLB board. The FPGA is the main functional component of the board. The data processing 
and the protocol for the data transmission are implemented in this FPGA and the other one on FEE board.
A CPLD device works as online downloading controller. The GTP in FPGA and optical transceiver are 
used for high speed transmission.
2.2. Unified firmware design 
The FPGA used in different FEE can differ in resources and pin assignment, but the firmware should 
be kept the same. The firmware in FEE part consists of 3 function modules: a slow control module that 
configures and reads back parameters of FEE readout board, a data link module that reads ADC or TDC 
data from FEE part, and a protocol module that controls the data link. Each module communicates with 
others through predefined interface.
The data link module transfers the data from FEE to protocol module after some pre-processing and 
transformation to a unified width and structure. An asynchronous FIFO with different writing and reading 
clocks has been used in the data link module so it can be used in a detector system with different clock.
For different FEE, only the interfacing in the data link module needs to be changed slightly.
The details of the slow control 
module will be described in section 
2.3.
The protocol module is an unified 
link controller for all subsystems. 
The function of the module includes 
data package processing, error bit 
checking, arbitration between slow 
control and normal data, and line 
rate control. Using the system clock 
distributed by TTD, the GTP dual 
will work at an unified line rate.
Fig. 4 diagram of Belle2Link firmware in FEE
The firmware of HSLB side has the same function components. The protocol module receives the 
package from GTP module, checks the packages and unpacks them, separating the slow control data from 
normal data and transfer them to slow control module while sending the normal data to the data link 
module. Data Link module receives the data. After checking and processing, the events are sent to the 
COPPER PCI bus. The slow control module connects to a custom local bus which has 128 8-bit Address 
space.
2.3. Unified slow control design 
The Belle2Link needs to implement part of slow control function. The CDC FEE board needs 50 8-bit 
parameters settings for 48 channels. The ECL FEE board also needs the parameter setting included in a
20Mbytes DSP code files. The slow control of Belle2Link must also be a unified one to be suitable for all 
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system. Furthermore, not only single parameter setting but also a series of parameters can be set by 
Belle2Link slow control. The normal data and the slow control can be transferred in the same link at the 
same time. 
On the COPPER side, the 128 8-bit custom local bus on the interface between HSLB and COPPER is 
for slow control. As mentioned above, the slow control module in HSLB firmware communicates with 
the local bus. When the system visits some addresses of the local bus, the slow control module records the 
values and the corresponding addresses, and then puts them into a package which follows a fixed data 
structure.
On the FEE side, a parameter bus, just a mirror of the local bus of the COPPER, is designed. The slow 
control module receives the package from the link. With the different start of package (SOP), the module 
confirms whether the package is for reading or writing. Then the module controls the enable and 
directional signal, writes or reads the address of the parameter bus. The values which are read from FEE 
form a package in slow control module, and sent back to HSLB. When the package reaches the HLSB 
through the optical fiber, it is decoded as result of parameter setting of FEE, and refreshes the register 
map of local bus finally.
At the same time, an dedicated address is used for large stream, such as a DSP file. The file is written 
to the address in serial. The slow control module 
transforms the file into stream which is tranmitted to 
FEE readout board by the link. The firmware in 
FEE writes the file to the same address on 
parameter bus.
To ensure that Belle2Link can deal with the 
slow control and data on the same link, A new 
protocol provides three level priorities and packs
the slow control message and the data by 
different SOP.
Through slow control function of Belle2Link, 
the COPPER visit the parameter bus of FEE easily 
with some nanoseconds delay. The Belle2Link is 
transparent for FEE and COPPER. The subsystem can 
define the address freely. So the slow control is suitable 
for all the subsystem.
Fig. 5 block diagram of slow control function
2.4. Unified software and driver design
A system level utility, B2lkdo, is developed for initialization, control and data acquisition. B2Ldo can 
check the status of the link, reading the type and the version information of the FEE board during the 
initialization. It can both generate the slow control message and get the data of the FEE board via
COPPER. All functions are provided by B2lkdo.
The Driver of the HSLB is also needed, which is coded in C language and ported to the Linux platform.
The main function is to visit the address on local bus.
3. Model system of Belle2Link
After two years development, A Belle2Link model system had been established. It is a working system 
for CDC detector system and functioning as a reference for other subsystem. The model system has been 
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fully tested with the KEK colleagues. The link rate had been tested on 3.125Gbps with a BER better than 
1X10-16.
The model system includes CDC readout boards, the HSLBs with fibers, the COPPPER, a VME crate 
and a file server PC in Linux. The CDC readout board links to HSLBs which is plugged to COPPER with 
optical fibers. The file server PC provides the online booting and remote connection. The data is saved in 
the server PC for further processing and analyzing.
The model system also includes the firmware of the HSLB and CDC readout board. The software for 
the data acquisition, slow control, error rate check and system initialization, and also the documentation 
of the Belle2Link are provided for other subsystem.
4. Test of the model system
4.1. Joint test at KEK
In July 2010, the IHEP group together with KEK colleagues have completed the joint test of 
Belle2Link with the CDC detector prototype and online computer.
The model system worked well with the prototype of CDC mini chamber. The events were generated 
at the rate of 50 per second by a radioactive source which was placed on the top of the chamber. The 
CDC FEE board delivered the data from the chamber to Belle2link. Belle2Link packed the event and 
transmitted them to the HSLB with the optical fiber. The HSLB received the events from the FEE, 
processed and checked them, then sent to the COPPER. At last the file server PC saved the events. In the 
test, every package on the link was checked. Any error was record in HSLB.
Fig. 6 (a) distribution of timing; (b) distribution of ADC value
The model system worked steadily for 20 hours and got 3 million events without errors. We collected 
up 100 thousand events for analysis. An application written by Python calculated the distribution of the
events and formed two diagrams as shown in Fig. 6(a) and 6(b).
Fig. 6(a) plots the difference between trigger timing and timing when signal go over threshold.
Fig. 6(b) plots the sum of ADC value which are larger than the value of 2xsigma (pedestal).The mean 
of pedestal is subtracted from ADC value before calculation. The value of sum correspond to energy loss 
of beta-ray in the chamber
Through the diagrams, it can be seen that in all channels timing is similar and sum (energy loss) is 
almost similar. The data is correct compared with known plots, and it can be concluded that the data 
collection and transmission of belle2Link works reliably.
4.2. Joint Test for slow control with TTD in Beijing
In August 2011, a KEK colleague brought a TTD to Beijing. We together completed the joint test for 
slow control function with TTD. TTD distributed the system clock and the trigger signal for the
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Belle2Link. The trigger rate is tested up to 50 KHz. No trigger lost were found. Totally 50 million events
were got without bit error. The model system of Belle2Link works also steadily with the clock form TTD. 
The function of initialization and slow control were also checked
5. Conclusions
In this paper, a full description of the Belle2Link including the design of the hardware and the 
firmware has been given. The difficulty in the development of the Belle2Link is the usability in all 
systems. The Belle2Link must be no system dependency. We accomplished it by identical protocol and 
definable interfacing with FEE. The transmission of slow control on the data link is another challenge. 
Deferent data flags and low priority for slow control data sending in busy time solved the problem. The 
result of joint test showed that the Belle2Link is reliable and successful in data collecting and slow 
controlling.
Now, working model systems have been provided for detector subsystems. 
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